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 Scaling of MOSFET to improve device performance and increase device density 
faces enormous challenges beyond the 22 nm node due to excessive increase in passive 
power. This arises due to the non scalability of the subthreshold swing (SS) that also 
limits further reduction in MOSFET threshold voltage, Vth and hence supply voltage, Vdd. 
To overcome this problem and to design more energy-efficient devices, alternative 
transistor designs with low SS are needed. One of such devices is the TFET. Unlike the 
MOSFET, which utilizes thermionic injection of carriers, TFET uses tunneling as the 
carrier injection mechanism. Therefore, it’s possible for TFET to achieve low OFF state 
current as well as SS below the theoretical limit of 60mV/decade for MOSFETs at room 
temperature.  
 In this work, we present vertical silicon nanowire (SiNW) gate-all-around (GAA) 
p-TFET and n-TFET devices with low SS of 30mV/decade. An abrupt source-side doping 
gradient achieved by dopant segregation through nickel silicidation is the key step to 
achieve these low SS. Vertical SiNW-GAA structures also provides excellent gate 
electrostatic control, high integration density for circuit functionality and compatibility 
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1   Introduction 
1.1 Overview of CMOS Scaling 
First transistor was invented in early 1960’s *1, 2], since then semiconductor 
based devices have been used extensively in all aspects of our daily life.  At present, 
semiconductor technology is the foundation of many modern civilizations. It forms the 
basis of the rapid growth of the global electronic industry which is now the largest 
industry in the world. The revolution of Complementary Metal-Oxide-Field-Effect-
Transistor (CMOS) technology has been the heart of electronics industry. Scaling of the 
CMOS technology is the driving forces for the increasing integrated circuit (IC) chip 
speed and functionality. This has made researchers to put much effort into CMOS device 
scaling.   
 The performance of CMOS device technology scaling follows the well known 
Moore’s law, which proposed in the 1960’s by Gordon Moore, the co-founder of Intel 
Corporation. He predicted that the number of transistors per IC chip would double 
approximately every ~ 18 months [3]. Fig. 1.1 shows the Moore’s trend whereby 
number of transistors in a chip obeys this exponential scaling law closely. Shrinking 
transistor size with innovative technology provides significant benefits in the form of 




Fig. 1.1: Moore's law for memory chips and microprocessors plotted on a semi-logarithmic 





1.2 Further CMOS scaling 
 CMOS technology scaling has followed the diktat of Moore’s law for more than 4 
decades. Tracking Moore’s Law has been the great goal of the semiconductor industry in 
the development of IC chips. Shrinking transistor size with innovative technology 
provides significant benefits in the form of higher integration density, higher 
performance, and lower cost [3, 4].  
 CMOS device architecture has undergone many changes to sustain the scaling 
pace. Fig. 1.2 shows the device diagram of the fundamental unit of CMOS, Metal-Oxide-
Semiconductor Field Effect Transistor (MOSFET). Critical parameters of MOSFET devices 
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which have been scaled continuously in every successive technology node are shown in 
the same schematic. 
 
Fig. 1.2: Schematic diagram of MOSFET device, the highlighted critical dimensions are reduced 
by scaling in successive technology nodes. 
 
Lightly doped drain (LDD), non-uniformity in channel doping, reduction in gate 
oxide thickness, gate length, and junction depth, as well as vertical non-uniformity in 
well doping including pocket and HALO implants are few approaches which used to 
sustain scaling pace. Moreover, the CMOS devices performances were enhanced by 
introducing stressors in the structure to improve mobility [10, 11]. 
 Scaling not only produces a higher integration device density but also a higher 
transistor drive current for faster switching speeds in integrated circuits. As the drive 
current of a sub-100 nm scale MOSFET is proportional to the gate dielectric 
capacitance/area (Cox = ε0x/tox), a higher drive current is achieved by scaling down the 
oxide thickness tox. Higher gate capacitance provides excellent gate electrostatic control 
over the channel. 
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 SiO2 has been an ideal material as gate dielectric for Silicon based MOSFET for 
several decades. Unfortunately, the continuous down-scaling of device dimensions leads 
to serious short channel effects (SCE). Down-scaling of tox (~ 1.2 nm thickness in present 
technologies) leads to a higher leakage current density, arising mainly from the 
quantum-mechanical direct tunneling through the gate oxide [5]. This leakage current in 
highly integrated ICs threatens to be a serious problem for further scaling advances due 
to its exponential dependence on gate oxide thickness. Furthermore, the number of 
devices in a high-performance chip can now number in the billions, so power dissipation 
is a serious concern [4, 7-9]. 
Although later the gate leakage phenomenon is handled by introducing high-k 
gate dielectrics [26, 27], other band to band tunneling leakages such as gate induced 
drain leakage (GIDL) and reverse biased p-n junction leakage emerges at lower 
technology nodes. The tunneling which can be direct or indirect is un-avoidable 
(between the channel and the body or between source and drain). CMOS device scaling 
appears to be reaching its physical and fundamental limitations [12]. As the gate 
insulator thickness and gate length have been continuously scaled it leads to serious 
power consumption issues. 
 
1.2.1  Steep Subthreshold Slope Transistor 
CMOS technology scaling during the past four decades has been achieved by 
shrinking MOSFET size, which provides significant benefits in the form of higher 
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integration density, higher performance, and lower cost.  However, CMOS device scaling 
is facing severe challenges as a result of excessive increase in power consumption 
caused by increasing in OFF state leakage [7-9]. The short-channel effects and leakage 
currents increase from one technological node to next making power dissipation a huge 
problem. One way to reduce the power consumption is to reduce the operating voltage, 
Vdd. 
Continued CMOS scaling leads to higher subthreshold leakage as shown in Fig. 
1.3 (a), which is the main leakage in nanoscale CMOS devices and it is highly 
temperature sensitive [6]. Subthreshold leakage increases rapidly with the reduction of 
supply voltage (Vdd). Vdd scaling requires simultaneous scaling of threshold voltage (Vth) 
for maintaining a certain ON to OFF ratio of the device currents, which however leads to 
a substantial increase in the subthreshold leakage (OFF state) current owing to the non-
scalability of the subthreshold slope of MOSFETs [Fig. 1.3 (b)].  
The subthreshold swing (SS), which is the inverse of the subthreshold slope, 
characterizes the abruptness (or steepness) of the switching characteristics and is 
defined as the change in gate voltage (VG) required for a change of an order of 
magnitude of drain current (Id) in the subthreshold region. The SS in MOSFETs is 
governed by thermal diffusion of carrier over a potential barrier and has a theoretical 
lower limit of 60 mV/decade at room temperature [6], which effectively limits the 
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Fig. 1.3: (a) Subthreshold leakage increases from one technological node to another (b) 
Lowering Vth by 60mV resulted in 10x increase in OFF state leakage [4]. 
 
In addition, the thermal diffusion current in the OFF state has temperature 
dependence. As power consumption is converted to heat, operating temperature of 
MOSFET rises, in which it increases significantly the subthreshold leakage as the 
diffusion current, is temperature sensitive. Also, threshold voltage decreases as 
temperature and results in even higher subthreshold leakage. Therefore with this 
positive feedback mechanism of ever increasing OFF state current, power consumption 
becomes a serious issue in conventional MOSFET. 
Some novel devices have been reported to achieve sub 60 mV/decade 
subthreshold slope such as impact-ionization MOSFETs (IMOSFETs) [13-15], nano-
electro-mechanical FETs (NEMS FETs) [16-19], and suspended gate MOSFETs [20, 90] 
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and Tunneling field effect transistor (TFETs) [21-25, 64-71], device schematics and 






Fig. 1.4: Conduction mechanism for four different switch devices [29]. 
 
Nano-Electro-Mechanical switch (NEMS FETs) [Fig. 1.4(b)] are interesting due to 
their potentially high ON currents and very low OFF state currents as well as small 
subthreshold swings. However these devices are subjected to reliability (wear-out) 
problems due to mechanical nature of the operations. 
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The IMOSFET is a gated P-I-N junction whose gate is offset from one of the 
junction as shown in the Fig. 1.4 (c).  Extremely high electric field exists in the non-gated 
portion of the intrinsic region when the device is turned ON, leading to avalanche 
breakdown. The IMOSFET can have small subthreshold slope and high ON current. 
However there are some problems with IMOSFET which includes the non-scalability of 
the device, since there is need for non-gated portion of between source and drain. Also, 
it suffers from hot carrier degradation effects, whereby hot electrons created from 
impact ionization injected into gate oxide. Moreover, IMOSFET has difficulty in 
operating at low voltages, since high voltages are required to induce avalanche 
breakdown. 
Among the proposed devices, Tunneling Field Effect Transistor (TFET) is a 
promising device due to low OFF current and integratibility with conventional CMOS 
process. TFETs employ a fundamentally different injection mechanism in the form of 
band-to-band tunneling [21] to achieve lower than 60 mV/decade switching, which can 
lead to significant power reduction and increase in energy-efficiency [29, 30, and 87].  
TFET is also a gated p+-i-n+ diode operating under reverse bias. It is different 
from the IMOSFET in that it exploits gate controlled band to band tunneling (BTBT) 
between source and channel to realize steep subthreshold swing. In the OFF state, the 
potential barrier between the source and the channel is so large such that no tunneling 
occurs [Fig. 1.4 (d)]. On the other hand, in the ON state, gate voltage pulls down the 
energy band of the channel region and reduces the width of the tunneling barrier [Fig. 
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1.4 (d)]. Because of this reduction in energy barrier, carriers can tunnel from the valence 
band of source to the conduction band of the channel region and thus constitute the 
tunneling current.             
 TFET has emerged as a promising device candidate for ultra low power and 
energy efficient applications, as it can offer a low leakage current (Ioff), weak 
temperature dependence, and, more importantly, a subthreshold swing (SS) not limited 
to kT/q (theoretical minimum limit of MOSFET). More details of TFET are extensively 
discovered in Chapter 2. 
1.2.2  GAA Nanowire Transistors 
In addition, for the future CMOS applications, gate-all-around (GAA) nanowire 
(NW) transistors are being considered as promising candidate due to excellent gate to 
channel coupling, highly integrable in circuit functionality and compatibility with the 
existing CMOS technology. Process integration of TFET with vertical GAA nanowire will 
increase on-chip device density and will show good gate controllability.  
 
Fig. 1.5: Progression of device structure from conventional single gate planar device to 
fully GAA structure [84]. 
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Fig. 1.5 shows the progression of device from single gated planar to fully GAA 
device, structure evolution history, from the conventional bulk Si with top gate, 
followed by the tri-gate structure for better gate controllability. Intel recently 
announced tri-gate transistors in mass production to continue the pace of technology 
advancement [93]. Subsequently in future, fully depleted narrow nanowire channel with 
gate-all-around structure are expected for even better gate control and suppression of 
short channel effects. This GAA structure shows great potential for the continued scaling 
of CMOS transistor performance. 
 
Nanowire based transistors (FET) have been fabricated by several different 
methods. It can be divided into two foremost methods: top-down [31-42] and bottom-
up methods [43-48].  In view of the process integration, the top-down method for the 
fabrication nanowire transistors is compatible with conventional CMOS process 
technology, allowing for eventual nanowire based circuit implementation. Also top-
down approach is more robust, reliable and repeatable. Nanowire TFETs based on the 
vertical silicon (GAA) nanowire platform developed by the Nanoelectronics group at 
Institute of Microelectronics, with its excellent electrostatic control, has show improved 
performance compared to the planar counterparts [39, 40].  
 Extremely superior short channel immunity with SS ~ 60 mV/dec and DIBL < 20 
mV/V were obtained for such top-down GAA Si NW transistors. The NW devices 
revealed Ion/Ioff ratios larger than 10
5. The excellent device characteristics undoubtedly 
indicate high potential for further CMOS scaling. On the other hand, although GAA 
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Nanowire FETs have several advantages compared to the conventional planar FETs [49], 
there are several challenges in obtaining optimum performance from nanowire FETs.  
 As scaling of the GAA nanowire FETs, large series resistances due to the narrow 
nanowire Source/Drain regions will limit the drive current performances for the ultra 
scaled (thin) nanowire FETs; the intrinsic nanowire channel body relies on correct work 
function of the gate stack for circuit implementations; higher mobility material is also 
advantageous in order to improve the p-MOS performance, and so on. It is certainly 
essential to develop corresponding techniques to address these issues. 
 
1.3 Objective and scope of this project 
 Although, the concept of band-band tunneling FETs was discovered in late 70’s, 
there are still lacks of experimental studies revealing sub-kT/q subthreshold swing 
transistor.  The first experimental TFET device with SS 40 mV/decade was implemented 
by Appenzeller et al based on carbon nanotube TFET device [25]. However, achieving SS 
< 50 mV/decade has been challenging in most fabricated TFETs [66, 68, and 71]. Hence, 
there is significant interest in demonstrating TFETs with lower than 50 mV/decade SS. 
Most of the works done on TFET devices so far were mainly based on simulations and 
not much on experimental studies.  
Also one of the problems of TFET device is the ambipolar conduction which leads 
to high OFF state current [57, 58]. Variation in doping profile between source/drain [53], 
use of low bandgap source [55, 56], gate drain underlap [54], high-k gate dielectric [57, 
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58, 88, and 89] with metal gate integration etc are the different methods suggested by 
simulation studies to improve on-current and reduce ambipolar behavior.  
On the other hand, vertical gate-all-around (GAA) architecture, with narrow 
cylindrical channel and body, provides excellent gate electrostatic control and high 
integration density as well as compatibility with existing CMOS technology [71, 74, and 
77].  
In this work we focus on fabrication of p-TFETs and n-TFETs to complete the 
complementary pair using the same process technology so that they can be 
implemented into CMOS like circuits. NW GAA TFET with low subthreshold swing and 
reduced ambipolar behavior will be fabricated by utilizing the above mentioned 
methods. The main objectives of this project are 
1. To analyze the impact and feasibility of the various performance enhancement 
methods (mentioned above), individually or in combination on improving the 
TFET performance.  
2. To develop and demonstrate Vertical Silicon GAA TFET device both n-type and p-
type channel devices with reduced ambipolar behavior, improved on-current, 






2 Literature Review 
2.1 Structure and Principal of Operation Of Tunnel 
FETs 
 TFETs are gated p-i-n diodes. Fig. 2.1 shows the basic device structure of the 
TFET. The tunneling takes place in this device between the source and intrinsic regions.  
 
 
Fig. 2.1: Simple TFET device structure, single gated p-i-n diode. 
 
 To operate this device, the p+ source is grounded and positive bias is applied to 
n+ drain.  In the absence of gate voltage, the tunneling barrier width (between source 
and intrinsic region) is large enough to block any tunneling of carrier, thus the device 
gives extremely smaller OFF current [Fig. 2.2(a)]. Also in the OFF state, only P-I-N 
leakage current flows between source and drain and this current can be extremely slow. 
 On the other hand, on application of positive gate bias, the bands in the intrinsic 
region are pushed downwards and a tunneling barrier between source and intrinsic 
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region is created [Fig. 2.2(b)]. Because of the reduction in width and electric fields 
produced, Zener tunneling takes place from valence band of source to the conduction 
band of the channel constitute to the ON current.  
(a) (b)
 
Fig. 2.2: Band diagram of an N-channel TFET with P+ source and the intrinsic region is 
modulated by gate and n+ drain. (a) OFF state, no gate bias , (b) ON state , under gate bias. 
 
 When TFET is designed symmetrically between n- and p- sides say similar doping 
levels, similar gate alignment, junction depth etc, the TFET device is said to have 
ambipolar characteristics. An output transfer characteristic resembles an n-FET when 
positive bias is applied to the gate and it resembles p-FET when a negative bias is 
applied to the gate. The energy bands in the intrinsic region under the gate is lifted 
when positive bias is applied to gate, therefore tunnel barrier is small enough to  
tunneling takes place between valence band of the intrinsic region and conduction band 
of n+ region. On the other hand, when a negative bias is applied to the gate, the energy 
band is pushed downwards and it facilitates the tunneling between valence band of p+ 
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region and conduction band of the intrinsic region. This ambipolar conduction is 
undesired in circuit point of view.  
 
2.2 Subthreshold Swing in Tunnel FETs 
Subthreshold swing of a device is defines as the change in gate voltage which 
must be applied in order to create a one decade change in the output current. The 



















      (2.1)     
Subthreshold swing of MOSFET is limited by thermionic emission-diffusion 
carrier injection physics which has theoretical limit of 60 mV/decade at room 








On the other hand, Tunnel FET does not experience the same limitation as the 
carrier injection mechanism relies on tunneling mechanism. In order to derive the 
subthreshold swing for TFET, we should start from the band to band tunneling current 
(based on Kane’s tunneling model [92]) which is given by 
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a and b are coefficients determined by the material properties of the junction and cross 
sectional area of the device. Veff is the bias at tunneling junction and   is the electric 
field at the tunnel junction. Subthreshold swing can be derived by taking the derivative 
of the above mentioned tunneling current and is given by 
 























 As can be seen from the above expression, subthreshold slope of TFETs does not 
limited by kT/q. There are 2 terms in the denominator in the above given expression 
which should be maximized to achieve low subthreshold slope.  The first term suggest 
that gate-to-source voltage directly controls the tunnel junction bias or band overlap. 
Transistor geometry should be optimized by a gate with strong electrostatic controls, 
such that gate directly modulates the reverse bias junction. A second way is to reduce 
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subthreshold slope is to maximize the second term in the denominator. This happens 
when the gate is placed to align the applied field with the internal field of the junction. 
 
Fig. 2.3: Definition of point swing and average swing of the Id-Vg curve [57, 58]. 
 
 Since SS is a function of VG, it should be noted that the SS does not appear as a 
straight line and does not have a unique value as in MOSFET. It has sharpest slope at low 
Vg and reduces at higher Vg. Owing to the changing magnitudes of SS along Id-Vg curve; it 
is useful to define two different types of parameters, point swing and average swing. 
This is clearly depicted in Fig. 2.3. Point swing is the slope at the point where current 
begins to increase while average slope is the average slope calculated between any two 
points in the ID-VG curve. 
 
2.3 TFET Design Consideration 
 There are a number of ways to optimize TFET performances, which can be 
applied individually or in combination to enhance the TFET performances. Each of these 
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will be analyzed in details in the following sub-sections. The aim is to achieve low 
subthreshold slope, increase the ON state current and reduce the OFF state current for 
low operating power and low standby power application.  
 
2.3.1  Source and Drain Doping profiles 
 The source-to-channel doping must be heavy and abrupt to maximize on-current 
in the TFET. Dopant abruptness less than 4 nm/decade is needed to maximize the 
junction electric fields and enable high on-currents (tunneling occurs more readily at the 
source-channel interface). Higher source doping also causes bandgap narrowing which 
increases tunneling probability [59]. The ON current improves and the subthreshold 
slope is reduced. Moreover, high source doping profile is required to achieve small 
tunneling barrier. Graded source profile will lead to weaker tunneling and hence lower 
ON current [58]. High temperature steps after the source doping are mainly responsible 
for doping profile smear out. Therefore, achieving high doping as well as high dopant 
gradient are the key for large ON current and small subthreshold slope. 
 On the other hand, drain doping also need to be carefully designed in order to 
optimize TFET device performances. When the drain and source doping are equal, the 
Tunnel FET has ambipolar characteristics, which is not desirable. Thus, lower drain 
doping is desirable to suppress the ambipolarity and also to reduce the OFF state 
leakage current. However, very low drain doping will resulted in suppression of ON 
current, because of the increase in series resistance caused by low drain doping. 
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Therefore, drain doping should be adjusted such that it will suppress ambipolarity and 
does not constitute much to the device series resistance. Another way is to use an 
under-lapped drain on the drain side to make the channel-drain tunnel junction width 
larger than the source-channel junction [54, 58, and 60]. 
 
2.3.2  Thinner gate oxide or High-k gate dielectric 
 As with MOSFETs, thinner gate oxide maximizes the impact of the gate potential 
on the channel. This leads to higher electric field in the channel and subsequent 
improvement in the tunneling [57, 58]. The end result is improved maximum on-current 
and reduced subthreshold swing as shown in Fig. 2.4 in a simulation study by Boucart et 
al [58]. 
 
Fig. 2.4: DG TFET output characteristics [58] for various gate insulators. ε = 3.9 corresponds to 




 Also with high-k gate dielectric, higher ON current and lower subthreshold slope 
can be obtained. The high-k materials have large dielectric constants and the reduced 
effective oxide thickness by these dielectrics offers a solution to the low ON current 
problem experienced by existing Tunnel FETs.   
Interestingly the ON current does not increase linearly as it would for a MOSFET. 
Simulation by Kathy Boucart confirmed that the improved electrostatic coupling 
between gate and tunneling barrier has an exponential effect rather than linear relation 
[57, 58]. Furthermore, apart from improved ON current, the subthreshold slope 
improves as the result of the better gate coupling given by high-k dielectric. By   raising 
the ON portion of the Id-Vg curve, the subthreshold slope becomes steeper. 
 
2.3.3  Modulation of Tunnel Bandgap 
 As can be seen from Kane’s BTBT model [92], bandgap has much influence in the 
tunneling current of a TFET device. Materials having band gap that is smaller than Si 
such as Germanium (Ge) or III-V compound semiconductors such as Indium Antimonide 
(InSb) or Indium Arsenide (InAs) are needed to further improve the ON current of the 
Tunnel FETs device. However careful drain side design is required, since lower bandgap 
material will increase the OFF state current. 
 Another alternate way to improve the ON current of a TFET is to make use of a 
low bandgap material at the source region only while large bandgap material at channel 
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and drain. Use of a lower bandgap material for the entire TFET structure will increase 
the OFF state current also. Instead, using lower bandgap material at the source end 
reduces the tunnel width only in the source-channel interface and increases tunneling 
current [61, 94]. This leads to improved in ON current. Either the entire source can be 
replaced by a lower bandgap material or a thin layer of lower bandgap material can be 
used near the source-channel interface. Usually in silicon based TFET devices, SiGe is the 
preferred low bandgap material to be used as source, since SiGe can be epixatially 
grown on Si with minimal lattice defects [61]. Various simulation studies have been 
conducted and revealed that as Ge content in SiGe increases, the tunnel current also 
increases.  
 This heterojunction based devices that use small bandgap material in the source 
and larger bandgap material in the channel and the drain is one way to suppress the 
ambipolar conduction. 
 
2.4 Various Tunnel FETs in Literature 
Tunnel FET was first proposed by Quinn et al from Brown University in 1978 [62]. 
The idea was to form a surface-channel MOS tunnel junction by replacing the n-source 
region of an n-channel MOSFET with a highly degenerate p-type source region. It was 
intended for measurement of sub-band splitting and transport properties of tunneling 
between bulk source and 2-D surface channel.  
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Later in 1995, Reddick and Amaratunga [63] from Cambridge reported measured 
characteristics of silicon surface tunnel transistors. They were motivated by the desire 
to achieve faster devices than MOSFETs, as tunnel transistors could be scaled down 
easily without any problem such as punchthrough.  
 
Fig. 2.5: First realization of Tunnel FET with SS below 60 mV/decade based on CNT with two 
tunnel junctions and a back gate [25]. 
 
In 2004, Appenzeller et al experimentally demonstrated band-band tunneling 
FET in carbon nanotube (CNT) [25]. This was first experimental realization of tunneling 
device with swing less than 60 mV/decade, although it was only between couple of 
points at very low current values (Fig. 2.5). One year later, the same group published a 
comparison of many CNT FETs and concluded that Tunnel FETs was the superior device 
[50]. 
In 2004, Bhuwalka et al from University of German Federal Armed Forces, 
Munich presented many articles about their works on vertical Silicon TFET with MBE 
grown SiGe delta layer [64]. In theory, smaller bandgap material should have reduced 
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the tunnel barrier and increase tunnel current. The same group published a lateral SiGe 
on insulator TFET, shows through simulation that ON current would increase as 
percentage of Ge in SiGe [52, 65]. 
In 2007, Choi et al demonstrated Si based TFET on SOI with SS of 52.8 
mV/decade [66]. This was the first experimental demonstration of SS < 60 mV/decade 
for the silicon based TFET devices. However the Ion/Ioff ratio was still lower than of 
MOSFET. 
Later in 2008, Mayer et al from CEA-LETI fabricated TFETs on a buried oxide layer 
[67]. They demonstrated TFET device with high-k/metal gate stack on SOI and also for 
the first time on GOI. The TFET device shows 2 decades of lower OFF current than 
control MOSFET device over a wide temperature range. 
Tejas et al, experimentally reported double gate, strained Ge, heterostructure 
TFET exhibiting high drive currents and SS < 60 mV/decade [68]. Moreover, to address 
the ambipolar behavior of TFET, they developed a sophiscated TFET simulator that uses 
Quantum transport model, non-local BTBT, complete band structure information and all 
transitions (direct and phonon assisted). Using the simulator, they have studied double-
gate TFET configurations such as under-lapped drain, lower drain doping and lateral 
heterostructure in terms of ability to solve the ambipolar behavior and achieve high ON 
and low OFF currents. 
In VLSI 2010, Jeon et al reported experimental result of 46 mV/decade swing for 
a decade of a drain current [69, 87]. The device was based on high-k/metal gate stack 
and dopant segregated source with novel field enhancing pocket structure. The device 
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has Ion of 1.2 µA/µm and Ion/Ioff ratio of ~10
7. Also, systematic data quality checks were 
done to screen out un-reliable data.  
 
Fig. 2.6: ID-VGS for p-TFET and n-TFET devices in literature (both simulation and experimental 
results are shown) [97]. 
 
Fig. 2.6 shows collection of ID-VGS curves published in literature from various 
groups. Both n-and p-channel as well as simulation and experimental results are shown. 
There are only a few nanowire based TFETs reported in literature. M.T. Bjork et al [70] 
from IBM reported planar silicon nanowire based TFET device using bottom-up 
approach; Silicon nanowires were grown using vapor-liquid-solid growth method. The 
reported devices showed unipolar characteristics with poor subthreshold slope in the 
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range of 800-1200 mV/decade. Beside the above mentioned nanowire device, later in 
2008, Zhixian et al demonstrated highly scalable top-down based silicon vertical n-
channel TFET device using CMOS compatible technology [71]. The device has gate length 
of ~ 200 nm exhibits subthreshold swing of 70 mV/decade, DIBL ~ 7 pA/um, and Ion of 53 
uA/um.  
 
2.4.1  TFETs in Circuits 
Fulde et al from TU Munich studied the analog and digital device characteristics 
of p-type multiple gates TFETs obtained intrinsic gain of more than 200 and presented 
how they could be used as part of a voltage reference circuit [72].  
Khatami et al, proposed TFET based inverter circuits using vertical 
heterostructure with SiGe source [61]. The reported device consumes ~104 times less 
static power, and the propagation delay is 2 xs lower than that of conventional CMOS 
inverter. 
 
2.5 Nanowire FETs 
 Si nanowire FETs provide many advantages compared to the conventional planar 
type transistors. It has much better channel control due to the ultra narrow channel 
body. The nanowire channel exhibits fully depleted behavior which keeps a low OFF 
state current as the gate length is scaled down. The electrostatics is improved nanowire 
structure as the gate influence the channel potential from more than one side and thus 
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relaxes the demand of excessive doping. Gate All Around (GAA) structure is apparently 
most resistant to short channel effects. In addition, the cylindrical shape of the 
nanowire geometry provides inverse logarithmic dependence of the gate capacitance on 
the channel diameter, and thus the gate length in these devices can be scaled with the 
wire diameter without scaling the gate dielectric thickness. Therefore it makes the GAA 
nanowire based devices to suit SONOS type of memory applications, in which the gate 
dielectrics has to be necessarily thicker. 
 There are two methods of fabrication of nanowire transistors; Bottom up 
approach and Top-Down approach. Both approaches have been used to successfully 
demonstrate the nanowire-based transistors and have indicated better performance 
compared to other type of novel structures. The details will be discussed in the 
subsequent section. 
 
2.5.1  Bottom-up Nanowire FETs 
 In 2000, Cui et al presented a high performance nanowire FETs via bottom-up 
methods [43]. With successful control of p- and n- type doping, single crystal nanowire 
FETs were fabricated, which represents powerful building blocks for high performance 
nanoelectronics devices. Also, thermal annealing, contacts, and surface passivation 
effects were studied. The result shows that by introducing thermal annealing to 
passivate the oxide defects, improvement in transconductance was observed. In 
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comparison to the state of art planar silicon devices, this novel nanowire FETs have 
substantial performance enhancement. 
 In another work, in 2004, Zheng et al presented Si nanowire FETs down to 20 nm 
with back gate structures by bottom-up approach [73]. Large ON current was achieved 
(10μA at Vds=1V) with gate length of 2 μm. High series resistance was observed with a 
measured value of 50 kΩμm. The devices displayed high ON/OFF ratio (>104). In 
addition, the mobility was comparable to that of conventional planar Si transistors. 
 
2.5.2  Top-Down Nanowire FETs 
 There are few different approaches of fabrication methods reported for the 
realization of NWs and devices using the top-down technique.  
 By using the state of the art CMOS photolithography process and self-limiting 
oxidation control, planar nanowire formations using such a top-down method is 
appropriate for nanowire FETs and circuit applications. Navab et al. from Institute of 
Microelectronics, Singapore reported ultra narrow p and n Gate- All-Around (GAA) Si 
planar nanowire FETs with diameters down to 5 nm [31] using top down approach in the 
year of 2006. It was a fully CMOS compatible process technology, with self-limiting 
oxidation method being utilized for nanowire formation. The ON current values were 
about ~ 2400 μA/μm for the n-FETs and ~ 1300 μA/μm for the p-FETs, at Vds=1.2V. 
Moreover, excellent SS of ~ 60 mV/decade as well as DIBL of ~ 6 mV/V were obtained, 
which indicates better short channel immunity compared to conventional FETs.  
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  The effect of crystal orientation of nanowire channel on transistor performance 
also studied. Low temperature characterizations were done down to 5K. Strong 
evidence of carrier confinement was observed in terms of ID-VG oscillations and a shift 
in threshold voltage with Si NW diameter reduction. With the use of the self-limiting 
oxidation process for nanowire formation, the size of the nanowire is easily controlled. 
Moreover, with this GAA gate structure, the gate electrostatic control was improved 
tremendously, which makes the Si nanowire GAA FETs even more promising as the 
scaling of the CMOS transistors continues.  
 On the other hand, since this nanowire FETs implementation was with a 
relatively larger gate length about ~ 350 nm, investigation for the ultra short channel 
operation (sub 100 nm) needs to be conducted. Additionally, the devices had large 
micron-sized source/drain (S/D) pads with a thickness of ~120 nm in order to reduce the 
series resistance, which is undesirable for dense circuit integration. In addition, all the 
devices in this study were fabricated on SOI substrate which is costly, also a drawback 
for this top down method. 
In 2008, Yang et al from also from Institute of Microelectronics, Singapore 
reported vertical silicon nanowires with GAA structure fabricated on bulk Si substrate 
with CMOS compatible process techniques [74]. Vertical silicon nanowires with 
extremely high aspect ratio (up to 50:1) and diameter down to 20 nm were achieved in 
this work with the combination of lithography, dry-etching process as well as dry 




Fig. 2.7: SEM pictures of fabricated Vertical Silicon Nanowire GAA FETs by [74]. (a) vertical 
nanowire with diameter of ~ 20nm. (b) Afteg gate patterning. (c) after pillar tip is exposed  (d) 
vertical nanowire arrays with pitch of 500nm. 
 
In this approach, reduce oxidation rate of silicon at high concave curvature is 
utilized to produce robust nanowires using bulk silicon wafers. Lithographically 
patterned vertical silicon nanowires are partially oxidized not only to reduce nanowire 
diameter but also to create a small footing that stabilizes the nanowire formed. The 
above mentioned technique provides a flexible approach in making ultrathin vertical 
silicon nanowires with various diameters.  
By using a sacrificial oxide wet etch-back technique, they were able to achieve 
surrounding gate structures. The fabricated devices displayed very good performances 
with fast turn-on (SS of ~75 mV/decade), strong gate electrostatic control with 
extremely low drain induced drain leakage current of 10-50 mV/decade. Moreover, the 
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devices showed high drive current of 1mA/μm and Ion/Ioff ratio of ~10
7. The output 
characteristics are shown in Fig. 2.8. 
 
 
Fig. 2.8: Output characteristics of the Vertical GAA SI NW [74]. 
 
 Compared to the planar nanowire, vertical nanowire was fabricated on bulk Si 
wafer which is a lot cheaper than SOI substrate. This method which is cost effective 
approach can be considered to be one of the promising techniques for next generation 
nanowire FETs [74, 75]. Moreover, this vertical nanowire FETs approach has the 
advantages of higher packing density compared to the planar counterpart; therefore it 
has huge potential to bring fabrication cost down.  
 Despite, stand-alone nanowire FETs fabrication, Si nanowire based CMOS 
inverters were also demonstrated in 2007 by top-down methods. Sharp transfer 
characteristics were achieved with a low noise margin value. In addition, matched p and 
n-FETs were designed in order to obtain a symmetrical inverter performance. Finally, 
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the circuit performance for this un-conventional structure shows the start of a new and 





























 Scaling of MOSFET to improve device performance and increase device density 
faces enormous challenges beyond the 22 nm node due to excessive increase in passive 
power. This arises due to the non scalability of the subthreshold swing (SS) that also 
limits further reduction in MOSFET threshold voltage, Vth and hence supply voltage, Vdd. 
To overcome this problem and to design more energy-efficient devices, alternative 
transistor designs with low SS are needed. One of such devices is the TFET [53-71]. 
Unlike the MOSFET, which utilizes thermionic injection of carriers, TFET uses tunneling 
as the carrier injection mechanism. Therefore, it’s possible for TFET to achieve low OFF 
state current as well as SS below the theoretical limit of 60 mV/decade for MOSFETs at 
room temperature. In this experiment, we present vertical silicon nanowire (SiNW) gate-
all-around (GAA) n-TFET devices with low SS of 30 mV/decade. An abrupt source-side 
doping gradient achieved by dopant segregation through nickel silicidation is the key 
step to achieve this low SS. Vertical SiNW-GAA structure also provides excellent gate 
electrostatic control, high integration density for circuit functionality and compatibility 
with existing CMOS technology [71].  
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 We demonstrate silicon nanowire based vertical gate-all-around n-type 
tunneling field-effect-transistors (TFET) with low subthreshold swing (SS) of 30 
mV/decade over a decade of drain current. A novel low-temperature dopant 
segregation technique is employed to achieve abrupt junction on the source-side 
leading to excellent TFET performance. The fabricated devices also exhibit sub-60 
mV/decade SS for three decades of drain current. In addition, our TFET devices display 
high Ion/Ioff ratio (10
5). 
 
3.1.1  Device Fabrications 
The process flow followed for the fabrication of the Tunnel FET devices is shown 
in Fig. 3.1 The process flow is quite similar to the one used for the demonstration of 
Tunnel FETs on the vertical silicon nanowire platform [78]. We used top-down approach 
in this experiment to fabricate our nanowire structure and the fabrication process flow 






n+ Si n+ Si














Fig. 3.1: Vertical Silicon nanowire TFET process flow schematic. (a) Vertical pillar etch 
and As implantation to form the drain region, (b) isolation oxide deposition and gate stack 
formation, (c) the top amorphous-Si etched to expose source side of TFET, (d) source 
implanted with BF2, (e) dopant segregated Ni silicidation, (f) contact opening and Al 
metallization. 
 
Firstly, silicon nitride (SiN) hard  mask was deposited through Plasma Enhanced 
Chemical Vapour Deposition (PECVD) on 8-in Si bulk p-type (boron ~1015 cm-3) wafers. 
Thereafter, SiN hard mask were lithographically patterned to form nanodots through 
248 KrF scanner system. Later the patterned Photoresist were isotropically trimmed 
down using O2 plasma to reduce the size of the nanodots. Fig. 3.2 shows the critical 
dimension SEM image (only top view of the photoresist) of the trimmed PR, initial 





Fig. 3.2: Critical Dimension SEM image of the trimmed photoresist. 
 
SiN Hard mask and 400 nm Si were anisotropically etched using deep RIE to form 
vertical Si nanowires [Fig. 3.3 (a)]. SF6 gas chemistry was used to etch the bulk silicon 
portion. Later the remaining photoresist on top of the hard mask and polymers (which 
may be created during deep RIE) were removed using dry O2 plasma followed by wet 
clean through H2SO4:H2O2:H2O solution (also known as SPM - Sulphuric Peroxide 
Mixture) [Fig. 3.3 (b)]. Thermal oxidation at 1000oC for 30 mins followed by removal of 
grown oxide in diluted hydroflouric acid (DHF) were performed. The purpose of this step 
is to smoothen the nanowire surface and to reduce nanowire diameter, therefore the 
nanowire diameters could further reduced. Nanowires with diameters ranging from 20-





Fig. 3.3: SEM images of Nanowires (a) after pillar etching, (b) after photoresist removal and (c) 
after first isolation oxide deposition to cover the footing of the nanowire. 
 
After vertical nanowire formation, a vertical As implantation (1015 cm-2/20keV) 
was performed to define the drain region of the TFET. The dopants were activated at 
1000oC for 10s. Subsequently, 200 nm of high density plasma (HDP) oxide was deposited 
at 600 oC and then followed by wet etch-back using DHF. High density plasma (HDP) 
resulted in thicker oxide on the bottom surface and thinner oxide along the nanowire 
sidewalls due to non-conformal deposition of HDP technique. This resulted in ~120 nm 
remaining HDP oxide to cover the footing of the vertical nanowire [Fig. 3.3 (c)]. The 
purpose of this oxide layer is to isolate tha drain and gate part of the transistor. The gate 
stack will be deposited on this isolation oxide. This is one major advantage of the 
vertical silicon nanowire platform, as it facilitates the tuning of the drain region length 
and hence the gate overlap to the drain by simply adjusting the isolation oxide 
thickness. This is much needed in TFET as assymetric design between the top source and 





Fig. 3.4: SEM images of Nanowires (a) after gate stack formation (thermal oxide + poly- 
silicon), (b) after gate isolation oxide and (c) after tip poly-si removal. 
 
Thereafter, gate oxide of 4.5 nm was thermally grown on the exposed nanowire 
surface using rapid thermal oxidation (RTO) in RTA at 950 oC machine. Immediately after 
that, 50 nm poly-Si gate material was deposited by Low Pressure Chemical Vapor 
Deposition (LPCVD) method [Fig. 3.4(a)] at 550 oC. Gate was implanted vertically by 
using BF2 (10
15 cm-2/10 keV) and activated at 1000 oC for 5s. HDP oxide deposition and 
DHF etch-back was performed, such that only the tip of the nanowire was exposed[Fig. 





Fig. 3.5: SEM images after (a) after spacer nitride etch, (b) isolation oxide removal, (c) gate 
lithography. 
 
Then, 60 nm LPCVD Nitride hard mask was deposited by LPCVD method 
subsequently and RIE was done to form nitride spacer covering the top source [Fig .3.5 
(a)]. The purpose of this spacer is to protect the gate oxide from DHF etching to remove 
the deposited gate isolation oxide. The isolation oxide was removed to facilitate gate 
patterning [Fig .3.5 (b)]. Gate pad serving as extension for gate contact was 





Fig. 3.6: SEM images of the patterned gate pad surrounding the nanowire and the magnified 
version around the pillar; pillar is exposed on top (source region). 
 
Fig. 3.6(a) shows the gate pad after the pattern transfer as remaining Photoresist 
and was removed using both dry method and wet SPM clean. Thereafter the wafer was 
undergone rapid thermal oxidation (RTO) to grow thin 3 nm of pad oxide. The pad oxide 
was to protect the silicon gate from etched away in H3PO4 which was used 
subsequently to remove the covered nitride spacer. Fig. 3.6 (b) shows the SEM image of 
the exposed pillar and gate pad once the nitride spacer was completely removed. 
Then, another layer of HDP is deposited and etched back to form pre-metal 
dielectric layer (PMD). This PMD layer was such that it only covers some portion of the 
top source and also act as a spacer between gate edge and source of the nanowire. 
Afterwards, BF2 (10
15cm-2/5keV) was then implanted from four directions- 90o apart at a 
tilt angle of 60o to form the p+ source region [Fig. 3.1(d)].  Also to be noted here that, 
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the vertical platform facilitates independent implantation of source and drain without 
use of any implant mask. 
The next step is the formation of Nickel Silicides and this is a self aligned process 
since only the top source (Si) is exposed for reaction with Nickel, as other portion of the 
devices is already masked with spacer oxide. Ni (15 nm) was deposited by sputtering 
and followed by a two-step rapid thermal annealing (RTA) at 220ºC/30s and 440ºC/30s 
in N2 ambient. Unreacted Ni was selectively removed after first RTA in H2SO4:H2O2:H2O 
solution for 10 mins, leaving NiSi around the source of nanowire [Fig. 3.1(e)]. Two step 
nickel-silcide annealing process is opted as the first anneal forms a nickel rich phase 
Ni2Si and the second anneal completed the reaction to low resistivity phase. Also, two 










Contact holes were opened before metallization to form gate, source and drain 
contacts [Fig. 3.1(f)]. Metallization stack consists of TaN/Al/TaN layers were deposited 
through PVD method and TaN act as barrier layer. Little silicon and copper atoms were 
added to the aluminium during deposition to improve the electromigration property. 
Then, residual polymers were removed using both dry method and wet clean after 
metal patterning. Finally, wafers were undergone alloying step in furnace at 350 ºC for 
30 mins in forming gas flow to improve the contact properties. The Fig. 3.7 shows the 












Fig. 3.8: Cross-sectional TEM image of a vertical SiNW TFET device with diameter of ~ 150 nm 
and gate length of ~170 nm. 
 
Fig. 3.8 shows TEM image which was taken on larger diameter device for ease of 




3.1.2  Results and Discussion 
  The TFETs in our experiment were characterized using the HP4156A 
semiconductor parameter analyzer as shown in the Fig. 3.9. The three pads of device are 
connected to the probes of optical microscope probe station [Fig. 3.10] make sure the 
contact of probe with the pad perfectly. The parameter analyzer is used to control the 
applied voltage between contact and the substrate while measuring the current flow 
through the switch in order to obtain I-V characteristics of vertical TFET device. 
 




Fig. 3.10: Optical microscope and probe station. 
 
 TFET is a gated p+-i-n+ diode operating under reverse bias. In the OFF state, the 
potential barrier between the source and the channel is large such that no tunneling 
occurs. On the other hand, in the ON state, gate voltage pulls down the energy band of 
the channel region and reduces the width of the tunneling barrier. Because of this 
reduction in energy barrier, carriers can tunnel from the valence band of source to the 
conduction band of the channel region and thus constitute the tunneling current. 
 Fig. 3.11 (a) shows the input transfer characteristics of a SiNW n-channel TFET 
device with 30 nm diameter and gate length ~ 170 nm. A low SS of 30 mV/decade is 
achieved for more than one decade of drain current. To the best of our knowledge, the 
SS of 30 mV/decade obtained in this work is the lowest ever reported for any 
experimental TFET device reported in literature.  
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Fig. 3.11 (a): Id-Vg characteristic of a vertical SiNW TFET with low SS of 30 mV/decade. 















 Fig. 3.11 (b) is the magnified version of the same plot at the vicinity of the 
interested area. As can be seen clearly from the Fig. 3.11 (b), the TFET device has slope 
of 30 mV/decade for slightly more than a decade of drain current.  The corresponding 
ID-VD output is shown in Fig. 3.12. 





























Fig.3.12: Output transfer characteristics. 
 
 Another convincing result shown in Fig. 3.13 reveals that SS of ~ 50 mV/decade is 
achieved for close to 3 decades of drain current. The diameter of this device is ~ 40 nm 
and gate length of ~170 nm. There are not many experimental works on TFETs reporting 
SS < 60 mV/decade for more than a decade of drain current.  
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Fig. 3.13:  Id-Vg characteristic with SS of 50 mV/decade over 3 decades of drain current. 
 
 Excellent Ion/Ioff ratio (10
5) is obtained and also low drain induced barrier 
lowering (DIBL) ~70 mV/V is achieved as a result of excellent gate control by GAA 
structure [39, 71 74, 77]. 
 The corresponding output characteristic is shown in Fig. 3.14. The TFET’s Ion is 
smaller compared to conventional MOSFET’s Ion current. Large under-lap on drain side 
seems to be one of the reasons suppressing the ON current. In general, based on all 
previous works reported in literature, all silicon based TFET devices have very low ON 
current. This is attributed to large tunneling electron masses and large tunnel bandgap 
in silicon. Enhancement in ON current is possible by using lower bandgap material at 
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tunneling interface [54, 61, 65, 68, 79, and 80] as well as high-k gate insulator [57, 58, 
and 68].  





























Fig. 3.14: Corresponding Id-Vds characteristics. 
 
 It is worth mentioning here that the variation in SS behavior observed between 
the devices in Fig. 3.11 and Fig. 3. 13 may be caused by process variations across the 
wafer. Variation in silicide encroachment as well as variation in edge silicide roughness 
between two devices could be the reason for the difference in the SS. Also variation in 
dopant density across the wafer might be a cause for the difference in SS. 
 It should be noted that ambipolar conduction, which is an issue in TFET devices 
[61, 67] is not observed in our results. A unipolar n-TFET characteristic is observed 
because of the asymmetric property of our vertical nanowire TFET structure. Firstly, 
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source side has sharp doping profile as a result of dopant segregated silicidation, which 
causes dopants to pile up at the silicide edge [81, 82]. The silicide interface in our TFET 
device is aligned with the gate as shown in Fig. 3.8. Although the TEM image was taken 
on large wire diameter, for the smaller wire diameter, it is expected to have more NiSi 
encroachment into the narrower nanowire, therefore silicide interface should have 
overlap or just be aligned with the gate. It should also be noted that although a large 
difference in encroachment between wide and narrow pillars was found when doping is 
low, this difference was reduced when there was high doping in the pillars. The source 
side doping is enhanced by dopant segregation, thereby making the doping gradient in 
source-channel (p+-i) junction more abrupt.  
 On the other hand, doping in drain-channel (n+-i) junction at the bottom of 
nanowire is graded due to large thermal budget applied after vertical implant. There are 
various high thermal steps after drain implant such as gate thermal oxidation (950 deg 
C), gate-implant activation (~950 deg C) and other isolation oxide deposition steps (~ 
600 deg C). This resulted in a much wider depletion region at the bottom tunneling 
junction and helps in reducing the ambipolar behavior. 
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Fig. 3.15: Ion and Ioff dependence on temperature of SiNW TFET device with diameter of ~ 40 
nm. 
 
 Next, the effects of temperature on TFETs ON and OFF currents were 
investigated. Shown in Fig. 3.15, is the effect of temperature on TFET’s Ion and Ioff 
currents at Vds = 1.2V. A small increase in Ion is observed as temperature increases. In 
this experiment, temperature was varied from 300K to 360K and the Ion and Ioff current 
were monitored.  
 This can be explained by increase in tunneling probability due to temperature 
induced bandgap reduction [15]. As can be seen from the below expression the band-to 
band tunneling is related to bandgap of the material, and since band gap reduces as 
temperature increases, the tunneling probability reduces. This is unlike of a MOSFET in 
which Ion degrades with increasing temperature. This is because in MOSFET, decrease in 
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mobility is observed due to lattice vibrations at elevated temperature. Meanwhile, Ioff 
exhibits negligible temperature dependence and essentially remained at noise level. In 
MOSFET, the power consumption is converted to heat and in turns this will increase the 
OFF state current as well because the current injection mechanism is based on diffusion 
current which temperature sensitive. 






     (3.1)
 
Where E is the electric field and EG is the band gap. B = πmr
 1/2 /2eħ, where e is the 
electronic charge, ħ is the Planck’s constant, and mr is the reduced mass that depends 
on the effective masses of the valence (mh) and conduction bands (me). 










      (3.2)
 
Where α and β are the material-dependent constants and EG (0) is the limiting value of 
EG at 0 K. For Si, α and β are 4.73 × 10
−4 eV/K and 636 K, respectively. 
 
In this work, we have demonstrated a SiNW-based n-TFET with a record low SS 
of 30 mV/decade at room temperature for low-voltage operation. An SS of 50 
mV/decade is observed for almost three-decade change in drain current, and a high 
Ion/Ioff of five orders has been achieved. This work confirms TFET as a potential candidate 




4 Demonstration of p-TFETs With Low 
Subthreshold Slope and Benchmarking 
 
4.1 Introduction 
 In our previous work, we have demonstrated novel silicon nanowire (SiNW) 
based n-type TFET devices (with SS ≤50 mV/decade) in vertical gate-all-around (GAA) 
architecture, with narrow cylindrical channel and body, providing excellent gate 
electrostatic control and high integration density as well as compatibility with existing 
CMOS technology [78].  
 In this experiment, we focus on p-TFETs to complete the complementary pair 
using the same process technology so that they can be implemented into CMOS like 
circuits. Following n-TFET footsteps, p-TFET also demonstrates SS of 30 mV/decade over 
a decade of drain current and Ion/Ioff ratio > 10
5. To the best of our knowledge, this is the 
lowest ever reported SS for any experimental p-TFET device. Moreover, our p-TFETs 
exhibit SS ≤ 50 mV/decade for 3 orders of drain current. Worth mentioning here that 
besides much smaller footprint and achieving low SS the vertical nanowire devices are 





4.1.1  Device Fabrications 
 The device fabrication followed [71, 74, 78, and 84]. In  details, Silicon nitride 
(SiN) hard mask was lithographically patterned making resist dots on 8-in Si bulk p-type 
(boron ~ 1015 cm-3) wafers, which was followed by hard mask etch and 400 nm 
anisotropic RIE Si etch using deep reactive ion etch (RIE) to form vertical Si nanowires. 
Thermal oxidation at 1000 oC for 30 mins followed by removal of grown oxide in diluted 
hydroflouric acid (DHF) was done to smoothen the wire surface and to reduce the 
diameter.  
 After vertical nanowire formation, vertical BF2 implantation (10
15 cm-2/10  keV) 
was done to define the drain region of the TFETs. The dopants were activated at 1000oC 
for 10s. After that, 200 nm of HDP oxide was deposited and followed by wet etch-back 
using DHF. High density plasma (HDP) resulted in thicker oxide on the bottom surface 
and thinner oxide along the nanowire sidewalls due to non-conformal deposition of HDP 
technique. This resulted in ~ 35 nm remaining HDP oxide to cover the footing of the 
vertical nanowire. Thereafter, gate oxide of 4.5 nm was thermally grown on the exposed 
nanowire surface via low pressure CVD (LPCVD) at 800 oC. Immediately after that, 50 nm 
poly-Si gate material was deposited at 550 oC.   
 Subsequently, HDP oxide deposition and DHF etch-back was performed, such 
that only the tip of the nanowire covered with poly-Si was exposed. The exposed poly-Si 
was then isotropically etched using RIE. A nitride spacer was formed to encapsulate the 
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nanowire tip, and the isolation oxide on poly-Si was stripped in DHF. Gate pad serving as 
extension for gate contact was lithographically patterned and etched . Then, nitride 
spacer was removed in H3PO4 solution, and PMD layer was deposited such that only to 
expose the top of the nanowire. As (1015 cm-2/5keV) was then implanted from four 
directions-90o apart at a tilt angle of 60o to form the n+ source region.   
 Thereafter, Ni (15 nm) was deposited by sputtering and followed by a two-step 
rapid thermal annealing (RTA) at 220ºC/30s and 440ºC/30s in N2 ambient. Unreacted Ni 
was selectively removed after first RTA in H2SO4:H2O2:H2O solution, leaving NiSi around 
the source of nanowire. Finally, contact holes were opened before metallization to form 
gate, source and drain contacts. Metallization stack consists of TaN/Al/TaN layers were 
deposited through PVD and TaN act as barrier layer.  
A transmission electron microscopy (TEM) image of the fabricated device along 
with device schematic is shown in Fig.1(b). Nanowire of diameter 18 nm with silicided 
top and surrounding poly-Si (LG = 140 nm) can be clearly seen. Through Energy 
Dispersive X-ray (EDX) analysis we found that in the silicided tips the Ni concentration 
was rather low and it reduced further towards the source-channel junction indicating a 





























Fig. 4.1: (a) Device schematic and (b) TEM image of fabricated device with nanowire diameter 
of ~ 18 nm and gate length of ~ 140 nm.   
 
 
4.1.2  Results and Discussion 
 Fig. 4.2(a) shows the Id-Vg transfer characteristics of a SiNW p-TFET device with 
diameter of ~ 18 nm and gate length of ~ 140 nm. Average SS of 30 mV/decade and 50 
mV/decade are achieved for a decade (10-14-10-13 A) of drain current and three orders of 
drain current (10-14-10-11 A), respectively. To the best of our knowledge, the SS of 30 
mV/decade obtained in this work is the lowest ever reported for any experimental p-
TFET device in literature.  
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NW  diameter = 18 nm
 
Fig. 4.2: Id-Vg characteristic of a vertical SiNW pTFET device with low SS of 30 mV/decade over 
10-14-10-13 of drain current and 50 mV/decade over 10-14-10-11 A of drain current. 
 
We measured the gate leakage to ensure that steep subthreshold slope is not an 
artifact of leakage effects, and was indeed found to remain at noise level. Additionally, 
temperature dependent measurements were conducted and the results were found to 
be consistent with the temperature dependence of ON current shown and discussed in 
our earlier n-TFET work. 
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Fig. 4.3: Corresponding Id-Vds characteristics. 
 
 Fig. 4.3 shows the output transfer characteristics of the fabricated p-TFET device 
with diameter ~ 18nm. Suppression of ambipolar conduction is also achieved in this 
work because of natural asymmetry of the vertical nanowire platform, which facilitates 
independent tuning of source and drain doping. Drain was implanted first and subjected 
to high thermal budget. There is couple of high temperature processes such as gate-
oxidation, gate material deposition which could have degraded the drain doping further. 
 On the other hand, source was implanted later at the final stage of the 
fabrication and low temperature dopant-segregated silicidation method was employed 
to pile-up dopants towards the source-channel junction. As shown in Fig. 4.1 through 
Energy Dispersive X-ray (EDX) analysis, Ni concentration reduces towards the source-
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channel junction, thus segregating the As dopants to form abrupt source-channel (n+ - i) 
junction. 
 Unlike MOSFET’s subthreshold I-V characteristics, which has a constant slope 
between OFF-state and ON-state, TFETs slope varies as a function of gate voltage. TFETs 
demonstrate subthreshold slopes that are steeper near the OFF state and less steep 
near the ON state [Fig. 4.4]. In reference to previously derived subthreshold slope of 
TFET in chapter 2, SS of TFET does not have a unique value and it has smallest value at 
low Vg and increases as Vg increases. Fig. 4.4 clearly illustrates this phenomenon as the 













































 Studies on nanowire diameters on SS also conducted. Sample of 30 devices with 
ranging diameters were tested and the corresponding SS is calculated. Variations in SS 
as a function of nanowire diameter are presented in Fig. 4.5. It can be observed that as 
the channel diameter increases, SS increases. When channel gets wider, the gate 
electrostatic control on the channel region gets weaker or behaves more like a planar 
device. Moreover, for larger diameter wires, the encroachment of NiSi into the wire is 
weak [12], thereby keeping silicide-silicon interface far from source-channel junction. In 
such case, dopant gradient at the source-channel junction is expected to be less steep, 
and hence, degraded SS. Furthermore, the higher variability in SS with increasing 
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4.2 Comparison between n-TFETs and p-TFETs devices 
 Fig. 4.6 describes the SS vs Id for both n-TFET and p-TFET devices. The graph is 
plotted by taking the average slope between two points in Id-Vg curve. Both devices 
shown in the above plot has an average swing of 30 mV/decade for one decade of drain 
current. Both devices have maintained sub-KT/q swing for close to ~ 3 orders of drain 
current (with p-TFET maintained it for slightly more than 3 decades).  Thereafter, the 
slope degrades gradually as in all TFET cases. To be noted here that TFET subthreshold 
slopes degrades gradually when gate voltage increases (discussed earlier in literature 
review). 






























Fig. 4.6: SS vs. Id for TFETs. p-TFET has 3 decades of Id sub 60 mV/decade swing, while n-TFET 




 It is important to note that the ON current achieved in this work ( ~ 1.2 µA/µm) 
is much larger than our previously reported ON current for n-TFET device ( ~ 0.02 
µA/µm) [78]. This is because of the difference in the gate-drain underlap, the p-TFET has 
underlap of ~35 nm (as shown in Fig. 4.1) while the n-TFET had large under-lap of ~ 120 
nm [Fig. 3.8]. Large underlap on drain side seems to be one of the reasons suppressing 
the ON current of n-TFET (due to non-uniform potential along the channel region under 
a gate bias). This implies that optimum gate-drain underlap is required to suppress 




35 nm 120 nm
Gate Length (LG ) 140 nm 170 nm 
Width (W) 55 nm 95 nm
Gate Oxide 
Thickness (tox)
4.5 nm (LPCVD) 4.5 nm (RTO)
 
Table4.1: Parameters of the fabricated p- and n-TFET devices. 
 Also, difference in the diffusivity of the source dopants (As for p-TFET and BF2 for 
n-TFET) could be another reason for the difference in the ON current for these two 
devices. Dopants re-distribute after silicide formation due to generation of point defects 
[85] and since BF2 is a fast diffusive species compared to As, source-channel junction is 
more graded in n-TFET devices thereby resulting in smaller tunneling current. 
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 Beside this, the difference in the quality of gate oxides between p-TFETs and n-
TFETs could be another reason for the observed ON current increment in p-TFETs. In p-
TFETs the gate oxide was grown using LPCVD process and in the case of n-TFETs, gate 
oxide was grown under RTO process. LPCVD oxide has superior quality compared to RTO 
oxide, and therefore it leads to enhancement in gate-channel coupling for p-TFETs. An 
LPCVD oxide has less defects and more uniformity compared to RTO oxides. 
































Fig. 4.7: Ion variations at different temperature for p-TFET and n-TFET. Ion increases as 
temperature increases. 
 
In this work, we demonstrated a vertical-SiNW-based p-type TFET device with a 
record low SS of 30 mV/decade observed over a decade of drain current and an Ion/Ioff 
ratio of > 105. In addition, a sub-50-mV/decade value was observed for three orders of 
drain current. This work substantiates TFET in vertical GAA nanowire architecture as a 
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potential candidate for future energy-efficient electronics. Moreover, by using other 
known designs like heterostructure-based TFETs with smaller bandgap material at the 
tunneling interface as well as high-k gate dielectrics one can achieve further 
enhancement in ON current. 
 
4.3 Comparisons with other experimental reported 
TFET devices in literature 
 Table 4.2 shows the characteristics of some of the experimentally reported TFET 
devices and the two presented TFET devices in this thesis. Our devices are benchmarked 
with other reported devices in literature which has SS less than 60 mV/decade. It can be 
concluded from Table 4.2 that, excellent gate electrostatic-coupling is the key for sub-
kT/q TFET performances. Most of the TFET devices have incorporated high-k gate 
dielectric for better electrostatic control [66, 69, and 95] and also ref [68] has used 
double gate and ref [95] used multi-gate Fin-Fet structure to increase gate-channel 
coupling. In addition, in our TFET devices, we used GAA structure to maximize gate-
channel coupling.  
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Appenzeller [25] N SG CNT 4 nm Al2O3 40 1E-2 1E4
Choi [66] N SG Si 2 nm SiO2 52.8 12.1 1E4
Mayer[67] P SG Si 3 nm HfO2 42 1E-2 1E4
Krishnamohan[68] N DG Ge 35 nm SiO2 50 300 1E2
Jeon [69] P SG Si HfO2 46 1.2 7E7
Leonelli [95] P MuG Si Fin 2 nm HfO2 46 10 1E6
This work  [78] P GAA Si NW 4.5 nm SiO2 30 1.2 1E5
This work  [86] N GAA Si NW 4.5 nm SiO2 30 4E-3 1E4
 
Table 4.2: TFET performance comparisons with other experimentally reported works in 
literature. 
 
 The subthreshold slopes of the devices reported in this paper are comparatively 
smaller than those of the previously reported devices based on Si, Ge or CNT. To the 
best of our knowledge, the SS achieved in our works is the lowest ever reported in 
literature. This is because of the GAA based nanowire structure has extremely good 
gate-channel electrostatic coupling which helps in reducing the subthreshold slope.  
 To achieve higher ON current, Ge based TFETs can be used at the cost of 
significant process complexity [68]. The ON current of the SiO2-based TFET is not as 
good as that of the other reported devices and the use of high-k material such as Al2O3 
and HfO2 are preferred. In view of this, high-k gate dielectric and by using SiGe or Ge 
based materials, further reduction in SS and increment in ON current can be expected. 
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Also, the reported TFET devices in this work are compatible with digital circuits and can 
























5 Conclusion and Outlook 
 
 The enormous increase in power consumption that accompanies conventional 
MOSFET device scaling has become an important concern to the semiconductor 
industry.  In order to alleviate the rapidly increasing power consumption issue, TFET has 
been proposed as an alternate switching device. TFET is a gated which uses gate 
controlled band to band tunneling mechanism to overcome fundamental limitation kT/q 
thermodynamic limit of subthreshold swing of conventional MOSFET. Although there 
are few attempts reporting lower values [25, 67, and 69], achieving SS < 50 mV/decade 
has been challenging in most of the fabricated Si TFETs [23, 68 and 71]. Hence, there is 
significant interest in demonstrating Si TFETs with lower than 50 mV/decade SS. In this 
work, Si based n- and p-TFET devices with extremely good performances were 
demonstrated by using vertical silicon nanowire gate all around platform. 
 
5.1 Demonstration of n-TFET 
 In this work, Si nanowire (NW) based Tunneling Field Effect Transistor (TFET) 
presented using a CMOS compatible vertical gate-all-around (GAA) structure. By 
minimizing the thermal budget with low-temperature dopant segregated silicidation for 
the source side dopant activation, excellent TFET characteristics were obtained. We 
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have demonstrated for the first time, lowest ever reported subthreshold swing (SS) of 
30 mV/decade at room temperature. In addition, we reported a very convincing SS of 50 
mV/decade for close to 3 decades of drain current. Moreover, our TFET device exhibits 
excellent characteristics without ambipolar behavior and with high Ion/Ioff ratio (~10
5) as 
well as low Drain-Induced Barrier Lowering (DIBL) ~70 mV/V.  
 
5.2 Demonstration of p-TFET 
 In this experiment, vertical silicon nanowire based p-type tunneling field-effect-
transistor (TFET) presented using CMOS compatible process flow.  Low-temperature 
dopant segregation technique was employed in the source-side to achieve steep dopant 
gradient leading to excellent TFET performance. We have demonstrated p-TFET device 
with subthreshold swing of 30 mV/decade averaged over a decade of drain current and 
Ion/Ioff ratio > 10
5. Moreover, the SS for the p-TFET in this work maintained 50 
mV/decade for 3 orders of drain current. 
 
5.3 Recommendation for future works 
 TFET has potential to significantly lower the subthreshold swing, hence lowering 
supply voltage and power dissipation. The key technical challenges are in the 
development of advanced processes in heterojunction based TFETs, heavy and abrupt 




5.3.1  Heterojunction based TFETs 
 To overcome the drive current limitation of TFET, heterojunction based TFET is 
needed [54, 61, 68, 76, 79, 80, and 91]. Smaller bandgap material such as SixGe1-x or Ge 
can be used as the source of the Si body TFET. Lower bandgap material will reduce the 
tunneling bandgap and hence, higher ON current can be expected. SixGe1-x or Ge need to 
be epitaxially grown on Si and the remaining part of the fabrication follows our initial 
work on Si TFET. 
n+ Si n+ Si

























 One important thing to be noted is the interface between between Si and SixGe1-
x/Ge has to be smooth and less defects. Also the gate has to be aligned directly towards 
Si-SixGe1-x/Ge interface. The schematic of the proposed design is shown below [Fig. 5.1]. 
 
5.3.2  High-k gate dielectric 
 An improved ON current and decreased subthreshold slope can be obtained by 
careful choice of gate dielectric. ON current increases and subthreshold swing decreases 
as dielectric constant of gate dielectric increases as a result of better gate coupling given 
by high-k dielectric [57, 58, 88, 89]. High-k dielectric such as HfO2 / Al2O3 can be 
integrated with nanowire structure through conformal atomic layer deposition (ALD). 
ALD deposited film has good conformal coating with less pin-hole and defects. High-k 
gate dielectric with excellent gate electrostatic control by GAA structure will enhance 
the gate-channel coupling significantly, thus increases the ON current. 
 
5.3.3  Heavy and Abrupt Source Doping Profile 
 The doping level in the source must be carefully designed to maximize ON 
current and to decrease subthreshold slope. The source doping has large effect on ON 
current as the tunneling takes place between the source and intrinsic region. To achieve 
smaller tunnel barrier when gate biased is ON, heavy and abrupt source doping are 
required. New methods such as plasma doping for the source, laser or spike annealing 
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